Optimized VLSI Architecture of HEVC Fractional Pixel Interpolators with Approximate Computing
نویسندگان
چکیده
منابع مشابه
A full-pipelined 2-D IDCT/IDST VLSI architecture with adaptive block-size for HEVC standard
High Efficiency Video Coding (HEVC) is the currently developing video coding standard beyond H.264/AVC. In this paper, a full pipelined 2-D IDCT/IDST VLSI architecture compatible with HEVC standard is presented for the first time. The proposed architecture supports adaptive block size IDCT from 4×4 to 32×32 pixels as well as IDST while keeping nearly 100% hardware utilization. Using SMIC 65 nm ...
متن کاملAnalog VLSI Architecture for Computing Heading Direction
| We describe a parallel analog VLSI architecture that integrates optical ow data obtained from arrays of elementary velocity sensors to estimate the direction of heading for pure translational motion sequences. We performed software simulations at di erent levels of abstraction to evaluate the most important qualitative properties of the optical ow eld, determine the best functional operators ...
متن کاملUnified VLSI Architecture of Motion Vector and Boundary Strength Parameter Decoder for 8K UHDTV HEVC Decoder
This paper presents a VLSI architecture design of unified motion vector (MV) and boundary strength (BS) parameter decoder (PDec) for 8K UHDTV HEVC decoder. PDec in HEVC is deemed as a highly algorithm-irregular module, which is also challenged by high throughput requirement for UHDTV. To solve these problems, four schemes are proposed. Firstly, the work unifies MV and BS parameter decoders to s...
متن کاملA pipelined VLSI architecture for Sample Adaptive Offset (SAO) filter and deblocking filter of HEVC
This paper present a high throughput design for Sample Adaptive offset (SAO) filter and deblocking filter used in an HEVC decoder. A five-stage pipelined architecture is proposed to support both SAO filter and deblocking filter on a 32 × 32 pixel block basis. Deblocking filter and SAO filter can work simultaneously in consecutive pipeline stages. The on-chip SRAM can also be shared by deblockin...
متن کاملA Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC
In this paper, we present an area-efficient 4/8/16/32-point inverse discrete cosine transform (IDCT) architecture for a HEVC decoder. Compared with previous work, this work reduces the hardware cost from two aspects. First, we reduce the logical costs of 1D IDCT by proposing a reordered parallel-in serial-out (RPISO) scheme. By using the RPISO scheme, we can reduce the required calculations for...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Low Power Electronics and Applications
سال: 2020
ISSN: 2079-9268
DOI: 10.3390/jlpea10030024